This makes sense only if you’re rolling your own silicon, and it depends on the application. I could see this as an alternative to a scalar DSP core or to provide more flexible high speed interfaces. The unspoken cost is going to be adding another proprietary set of tooling in the BSP for your chip.
semiengineering.com
Top